

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/648,540	08/28/2000	Alexander D. Schapira	CA7010652001	7789
. 55497 RINGHAM M	7590 01/16/2008 CCUTCHEN LLP	EXAMINER		
THREE EMBARCADERO CENTER		GUILL, RUSSELL L		
SAN FRANCI	SCO, CA 94111-4067		ART UNIT	PAPER NUMBER
			2123	
	·	•	MAIL DATE	DELIVERY MODE
			01/16/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

•	Application No.	Applicant(s)	
	09/648,540	SCHAPIRA ET	ΔΙ
Office Action Summary	Examiner	Art Unit	<u> </u>
•	Russ Guill	2123	
The MAILING DATE of this communication ap		. 1	address
eriod for Reply		•	
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period. - Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	PATE OF THIS COMMUN 136(a). In no event, however, may a will apply and will expire SIX (6) MC e, cause the application to become A	ICATION. I reply be timely filed INTHS from the mailing date of this ABANDONED (35 U.S.C. § 133).	·
tatus			
1)⊠ Responsive to communication(s) filed on 29 ∧	lovember 2007.		
	s action is non-final.		
3) Since this application is in condition for allowa	nce except for formal ma	tters, prosecution as to t	he merits is
closed in accordance with the practice under	Ex parte Quayle, 1935 C.	D. 11, 453 O.G. 213.	
isposition of Claims			
4)⊠ Claim(s) <u>1-18</u> is/are pending in the application	1.		
4a) Of the above claim(s) is/are withdra		•	
5)⊠ Claim(s) <u>1,2,8 and 13-16</u> is/are allowed.			
6)⊠ Claim(s) <u>3-7,9-12,17 and 18</u> is/are rejected.		•	
7) Claim(s) is/are objected to.	an alaakian manusi		
8) Claim(s) are subject to restriction and/o	or election requirement.		
pplication Papers			
9) The specification is objected to by the Examine	er.		
10) ☐ The drawing(s) filed on 25 July 2006 is/are: a)	⊠ accepted or b)□ obje	cted to by the Examiner	
Applicant may not request that any objection to the			
Replacement drawing sheet(s) including the correct		- · · · •	, ,
11) ☐ The oath or declaration is objected to by the E	xaminer. Note the attache	ea Office Action or form i	P1O-152.
riority under 35 U.S.C. § 119	•		
12) Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C.	§ 119(a)-(d) or (f).	
a) ☐ All b) ☐ Some * c) ☐ None of:		<u>.</u>	
1. Certified copies of the priority documen	•		
2. Certified copies of the priority documen			
3. Copies of the certified copies of the price		n received in this Nation	al Stage
application from the International Burea * See the attached detailed Office action for a list		t received	
occ the attached detailed Office action for a list	to the certified copies no	r roceiveu.	
ttachmont(c)			
ttachment(s))	4) Interview	Summary (PTO-413)	
) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No	(s)/Mail Date	
Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	5) Notice of 6) Other:	Informal Patent Application	
-1	<u> </u>	·	

1

09/648,540 Art Unit: 2123

DETAILED ACTION

- 1. This Office Action is in response to an Amendment filed November 29, 2007. Claims
- 1 18 are pending. Claims 1 18 have been examined. Claim 3 4, 5 7, 9 12 and 17 18 are rejected. Claims 1 18 are allowable over the prior art of record.

Response to Remarks

- 2. Regarding claim 13 that was objected to:
 - a. Applicant's claim amendment overcomes the objection.
- 3. Regarding claims 1 7, 9 12 and 17 18 rejected under 35 USC § 112, second paragraph:
 - a. Applicant's arguments are persuasive, except for claim 17 which does not appear to be amended.
- 4. Regarding claim 14 rejected under 35 USC § 101:
 - a. Applicant's arguments and claim amendment overcome the rejection.

Claim Rejections - 35 USC § 112

5. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

a. Claims 5 – 7 and 9 - 12 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly

connected, to make and/or use the invention. One reasonably skilled in the art could not make or use the invention from the disclosure in the specification, coupled with information known in the art, without undue experimentation, for the following reasons:

- Regarding independent claim 5 and dependent claims, claim 5 recites in the second limitation, "simulating the circuit design by modeling at least one of said output as a digital output signal from the corresponding digital circuit to said node when said at least one of said output is not in said high impedance state, and as an analog output signal from said analog circuit to said node when said at least one of said output is in said high impedance state". The specification appears to teach that all of the outputs of the plurality of digital circuits must be in a high impedance state in order for the analog output signal to be the final output (refer to figure 4, and page 21, lines 11 – 22 through page 22, lines 1 – 11). Further, the specification appears to teach that the plurality of outputs is resolved to a single value by the simulation, and that the single value is used to determine whether the final output is analog or digital. Further, the specification appears to teach that when the final output is analog, that a digital state value is also provided to any digital circuits using the output. Claim 6 also appears to recite that only "at least one of said output is in said high-impedance state" is needed for an analog output signal. Claim 7 appears to collectively resolve the digital circuit outputs into a single output signal, but does not appear to use the signal to determine whether an analog signal is output.
- ii. Regarding independent claim 9 and dependent claims, claim 9 recites in the second limitation, "simulating the circuit by modeling at

> least one of said output provided by said one or more digital circuits as a digital output signal from the corresponding digital circuit to said node when said at least one of said output is not in said high impedance state, and as an analog output signal from said analog circuit to said node when said at least one of said output is in said high impedance state". The specification appears to teach that all of the outputs of the plurality of digital circuits must be in a high impedance state in order for the analog output signal to be the final output (refer to figure 4, and page 21, lines 11 – 22 through page 22, lines 1 - 11). Further, the specification appears to teach that the plurality of outputs is resolved to a single value by the simulation, and that the single value is used to determine whether the final output is analog or digital. Further, the specification appears to teach that when the final output is analog, that a digital state value is also provided to any digital circuits using the output. Claims 10 - 11 also appear to recite that only "at least one of said output is in said high-impedance state" is needed for an analog output signal. Claim 12 appears to collectively resolve the digital circuit outputs into a single output signal, but does not appear to use the signal to determine whether an analog signal is output.

6. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

a. Claims 3 – 4 and 17 - 18 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

- i. Regarding independent claim 3 and dependent claims, claim 3 recites in the second limitation, "simulating the circuit design by modeling said output as a digital output signal from said digital circuit to said node when said output is not in said high impedance state, and as an analog output signal from said analog circuit to said node when said output is in said high impedance state". The limitation appears to assign both a high impedance state value and an analog signal value to the output when the output is in a high impedance state. Therefore, it is unclear what the value of the output is supposed to be.
- ii. Regarding claim 17 and dependent claim, claim 17 stores simulation information, but does not appear to perform a simulation. The claim appears to be incomplete for omitting essential elements, such omission amounting to a gap between the elements. See MPEP § 2172.01. The omitted element is a simulation step.

Allowable Subject Matter

- 7. Claims 1 18 are allowable over the prior art of record.
- 8. As allowable subject matter has been indicated, applicant's reply must either comply with all formal requirements or specifically traverse each requirement not complied with. See 37 CFR 1.111(b) and MPEP § 707.07(a).
- 9. A reasons for indicating allowability of the claims was provided in previous Office Actions dated August 21, 2006 and March 21, 2006.

Page 6

Conclusion

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Russ Guill whose telephone number is 571-272-7955. The examiner can normally be reached on Monday – Friday 9:30 AM – 6:00 PM.

11. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Paul Rodriguez can be reached on 571-272-3753. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Any inquiry of a general nature or relating to the status of this application should be directed to the TC2100 Group Receptionist: 571-272-2100.

12. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Russ Guill Examiner Art Unit 2123

RG

ZOILA CABRERA
PRIMARY EXAMINER
TECHNOLOGY CENTER 2100

いたかられない

ì

果. ***

8